Abstract-A functional test sequence for a design may not be effective as a manufacturing test for a logic block in the design because it achieves a low gate-level fault coverage. This paper describes a procedure for selecting a clock sequence that increases the gate-level fault coverage of a functional test sequence when it is used for testing a subset of logic blocks. The procedure deactivates the clocks to the logic blocks in the subset when a primary input vector has a negative effect on their fault coverage. The procedure is different from earlier test generation and test compaction procedures in that it increases the fault coverage without modifying the functional test sequence. It thus preserves some of the functional characteristics and the test application process for the sequence. Experimental results for benchmark circuits are presented to demonstrate the effectiveness of the procedure.
I. INTRODUCTION
In the process of design verification, functional test sequences may be generated for a design in order to verify properties of the design [1] . These sequences may also be used as manufacturing tests. In this capacity, functional test sequences can detect defects that are not detected by scan-based tests [2] . Functional test sequences also avoid overtesting of delay faults by ensuring functional operation conditions during test application [3] - [5] . Recent interest in functional test sequences can be seen from [6] - [10] .
When functional test sequences are not already available, gatelevel sequential test generation [11] can be used for generating them. However, this process has a high computational complexity, and it is not applicable to a complete design. The availability of a pool of functional test sequences for the design, from which effective sequences can be selected, is the basis for the procedures described in [12] - [14] .
Sequential test generation can be applied to a subset of logic blocks in a design, considering the subset of logic blocks as a stand-alone circuit. However, the resulting functional test sequence requires hardware support to access the primary inputs of the logic blocks. In addition, the sequence does not satisfy functional constraints of the design.
A functional test sequence for a design that was generated targeting a particular logic block in the design may not be effective as a manufacturing test for other logic blocks. Thus, the gate-level fault coverage it achieves for the other logic blocks may be low. In addition, a functional test sequence may not achieve a high gate-level fault coverage for a logic block even if the logic block was targeted when the sequence was generated. This may be the case because the sequence was generated based on functional properties of the logic block, and not based on its structural description. The goal of the procedure described in this paper is to increase the effectiveness of a functional test sequence for a design as a manufacturing test for a logic block, or subset of logic blocks, in the design by increasing its gate-level fault coverage. In contrast to [12] - [14] , where the fault coverage is limited by the sequences available in the pool, the procedure described in this paper increases the fault coverage beyond that achievable by the pool. The only modification that the procedure performs is to modify the clock sequences associated with the functional test sequence. The functional test sequence is otherwise intact. This preserves some of the functional characteristics of the sequence, and its test application process. The deviations that occur from the functional test sequence are needed for increasing the fault coverage. Similar deviations also occur when a functional test sequence is compacted by a gate-level procedure. The procedure described in this paper is based on the following observations.
A functional test sequence can be translated into a binary sequence for a logic block (or subset of logic blocks) by logic simulation. A binary sequence allows gate-level simulation to be used for computing the fault coverage with respect to a gate-level fault model. Throughout this paper, binary sequences are used for representing functional test sequences, and single stuck-at faults are used as target faults (the same approach can be applied with other gate-level fault models by replacing the fault simulation process for single stuck-at faults with a fault simulation process for a different fault model). Once the binary sequence is obtained, only the logic blocks under consideration are simulated by the procedure described in this paper. A functional test sequence of length L for a logic block (or subset of logic blocks) is denoted by
It was shown in [15] that certain primary input values, when they appear in a functional test sequence for a logic block, can prevent faults in the logic block from being detected. Moreover, if such primary input values are avoided, the fault coverage of a functional test sequence can be increased significantly. The preferred primary input values for a logic block are captured by a primary input cube c. A primary input vector T(u) is said to conflict with c if c is specified for a primary input, where T(u) is specified to the opposite value. To avoid a primary input vector T(u) that conflicts with c without changing the functional test sequence T, the procedure described in this paper deactivates the clock to the logic block at clock cycle u. This implies that the next-state at clock cycle u is not latched, and the present-state at clock cycle u + 1 is equal to the present-state at clock cycle u.
To support this approach, a functional test sequence T is associated with one or more clock sequences. For a logic block B i , a clock sequence for a functional test sequence of length L is denoted
The possibility of associating a separate clock sequence with every logic block is consistent with a design, where logic blocks can be powered-down in order to reduce the power dissipation. With the procedure described in this paper, the clocks to a subset of logic blocks are deactivated selectively in order to increase the fault coverage of T 0278-0070 c 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. for the logic blocks in the subset. The logic blocks are not powered down.
The partition of a design into logic blocks is assumed to be available from the design process. The procedure described in this paper considers a single functional test sequence T and a particular subset of logic blocks. In effect a design may have a set of functional test sequences, and the logic blocks can be partitioned into different subsets. The procedure described in this paper can be applied to each one of the functional test sequences, and each subset of logic blocks. Based on the effectiveness of the various sequences, it is possible to select the sequences that are useful for each subset of logic blocks. This paper demonstrates these possibilities by considering pairs of logic blocks under multiple sequences. However, the focus of this paper, and its main contribution, is the procedure for selecting a clock sequence for a functional test sequence and a subset of logic blocks.
The procedure developed in this paper is different from any test generation or test compaction procedure that was developed earlier in that it leaves the functional test sequence intact, and only modifies clock sequences in order to increase the fault coverage of the functional test sequence. This paper is organized as follows. Section II describes a specific configuration of logic blocks. Section III describes the procedure for selecting a clock sequence for a functional test sequence and a subset of logic blocks. Section IV presents experimental results.
II. LOGIC BLOCKS
This section describes a configuration of logic blocks that will be used in the discussion of the procedure for selecting clock sequences. However, the procedure can be applied to any arbitrary configuration. Logic simulation of a functional test sequence for the design yields a binary sequence T that is defined for the set of primary inputs A = A 0 ∪ A 1 of B 0 and B 1 (in general, these are not primary inputs of the design).
Fault simulation of B 0 and B 1 under T is carried out assuming that the set of primary outputs Z = Z 0 ∪ Z 1 is observable. This can be ensured by placing output compaction logic on Z. Even if fault effects need to be propagated further from Z, increasing the fault coverage with respect to Z is a necessary condition for increasing the fault coverage for B 0 and B 1 with respect to the observable primary outputs of the design.
Although separate clocks, with sequences φ 0 and φ 1 , are shown for B 0 and B 1 in Fig. 1 , a single clock sequence is selected for them by the procedure described in this paper. This clock sequence is denoted by φ 0,1 . During the application of T to B 0 and B 1 , their clock sequence is φ 0,1 . All the other logic blocks receive the same clock sequences that they receive under the functional test sequence from which T was derived. For the discussion in this paper, it is assumed that all the clocks are activated at every clock cycle of the functional test sequence, unless they are deactivated by the procedure described in this paper.
Considering a functional test sequence of length L, the overhead of storing a clock sequence for B 0 and B 1 is L bits. The test application time for B 0 and B 1 is L clock cycles, as for the functional test sequence with its original clock sequences.
Next, this section discusses the computation of a primary input cube c that contains the preferred primary input values in a functional test sequence for B 0 and B 1 . Let A = {a 0 , a 1 , . . . , a n−1 } be the set of primary inputs of B 0 and B 1 . Let c = c (0)c(1) . . . c(n − 1). Here, c(i) is the preferred value of primary input i, for 0 ≤ i < n. For every primary input a i ∈ A, the procedure determines a preferred value as follows.
It performs logic simulation of B 0 and B 1 during a single clock cycle with a i = 0. The other primary inputs and present-state variables are unspecified. Let the number of next-state variables of B 0 and B 1 that are assigned specified values be n i,0 . These specified values are assigned independent of the present-state or the values of other primary inputs. Therefore, they prevent the propagation of fault effects to the specified next-state variables, and they prevent faults that require the opposite values from being detected.
This process is repeated with a i = 1 to compute n i,1 . The value of c(i) is assigned as follows.
If n i,0 < n i,1 , a i = 0 causes fewer next-state variables to be assigned specified values. In this case, c(i) = 0 is the preferred value of a i . Similarly, if n i,0 > n i,1 , c(i) = 1 is the preferred value of a i . Finally, if n i,0 = n i,1 , a i does not have a preferred value, and
Primary input vectors that conflict with c appear in a functional test sequence even when sequential test generation is carried out. They are more likely to appear in larger numbers in a functional test sequence that does not target faults in the logic blocks directly. A small number of appearances of primary input vectors that conflict with c is needed for synchronizing the circuit and detecting certain faults. Beyond this, they cause the circuit to enter the same or similar states repeatedly, preventing the circuit from visiting different states over large numbers of clock cycles, thus preventing additional faults from being detected.
III. SELECTING CLOCK SEQUENCE
Let T be a given functional test sequence of length L for logic blocks B 0 and B 1 that are connected as shown in Fig. 1 . Initially, the clock sequence φ 0,1 of B 0 and B 1 is such that the clocks of both logic blocks are activated at every clock cycle. This is achieved by assigning φ 0,1 (u) = 1 for every 0 ≤ u < L. The procedure described in this section adjusts the clock sequence φ 0,1 to increase the fault coverage that T achieves for B 0 and B 1 .
A. Overview
The procedure uses the primary input cube c that was computed for B 0 and B 1 to identify primary input vectors that can have a negative effect on the fault coverage for B 0 and B 1 . It deactivates the clocks only during clock cycles, where such primary input vectors appear in T, using the following observations. Most but not all the primary input vectors that conflict with c have a negative effect on the fault coverage. Some of these primary input vectors are needed in order to ensure that every primary input and state variable can be assigned both values, and every fault can be activated. The procedure deactivates the clocks gradually in order to allow the clocks to remain activated at some of the clock cycles, where the primary input vectors conflict with c.
The procedure associates with every primary input vector T(u) of T the extent to which it conflicts with c. This is the number of primary inputs i for which c is specified, and T(u, i) = c(i)
u).
There are many different clock sequences that are useful for increasing the fault coverage for B 0 and B 1 . To compute one of them, it is sufficient to use a randomized process for modifying the clock sequence gradually while checking the effects of each modification and deciding whether or not to accept it.
B. Procedure
To implement the adjustment of the clock sequence, the procedure, which is given later as Procedure 1, uses a set U that initially includes every clock cycle u, where T(u) conflicts with c. The procedure orders the clock cycles in U by descending number of conflicts, γ (u). This gives a preference to deactivating the clocks at clock cycles, where the primary input vectors have higher numbers of conflicts with c. Among clock cycles with the same number of conflicts the order is random. The procedure considers the clock cycles from U in the order by which they appear in U.
It takes several clock cycles where the clocks are deactivated to increase the fault coverage of T. Therefore, the procedure considers the clock cycles from U in groups of N sel clock cycles, where N sel ≥ 1 is a constant. The procedure moves the first N sel clock cycles from U to a subset that is denoted by U sel . If U includes fewer than N sel clock cycles, all the clock cycles from U are moved to U sel . The procedure applies to U sel the following steps.
It complements φ 0,1 (u), resulting in φ 0,1 (u) = 0, for every u ∈ U sel . It then performs fault simulation of T with the modified clock sequence to determine the effect of the modification on the fault coverage. If the fault coverage is not decreased, the clock sequence remains modified. Otherwise, the procedure complements φ 0,1 (u) for every u ∈ U sel again in order to restore φ 0,1 (u) = 1.
This process is repeated for groups of clock cycles from U until U becomes empty.
The procedure is summarized next. The initialization of U is not included in Procedure 1 in order to allow a more general use of the procedure as described later. In Procedure 1, F is the set of target faults, and D is the subset of target faults that T detects. 
C. Fault Simulation
Fault simulation to determine the effects of a modification proceeds as follows. Before starting the modification process, the clock sequence is such that φ 0,1 (u) = 1 for 0 ≤ u < L. Fault simulation with fault dropping of F under T yields a set of detected faults D. For a fault f ∈ D, the procedure records the clock cycle, where f is detected by T, in a variable that is denoted by u det (f ).
With a modified clock sequence, it is possible to obtain φ 0,1 (u) = 0 or 1. If φ 0,1 (u) = 0, the procedure does not simulate clock cycle u. For both B 0 and B 1 , and both the fault free and faulty logic blocks, it copies their present-states at clock cycle u to clock cycle u + 1. The decision not to simulate the logic blocks implies that the procedure may miss the detection of a fault on the primary outputs at clock cycle u. In the worst case, it will cause the procedure not to modify the clock sequence. However, this effect is expected to be negligible. The benefit is the reduced simulation effort.
The set D of detected faults is updated after every modification that the procedure accepts. To check whether a modification is acceptable, the procedure simulates D under T with the modified clock sequence. If any fault in D remains undetected, the procedure does not accept the modification. Otherwise, the procedure simulates F − D under T. It updates D to include all the newly detected faults. It also updates the variable u det (f ) for every f ∈ D.
The fault simulation process is speeded up as follows. Let u min = min{u : u ∈ U sel } be the smallest clock cycle in U sel . If a fault f ∈ D has a detection clock cycle u det (f ) < u min , the modification of the clock sequence does not affect its detection. In this case, f is not simulated.
In addition, for modifications where not all the faults in D are detected, the same faults typically cause the modifications to fail. The procedure associates with every fault f ∈ F a variable that is denoted by n fail (f ), and stores the number of times f caused a modification to fail. Initially, n fail (f ) = 0 for every f ∈ F. If a modification fails because a fault f ∈ D remains undetected, n fail (f ) is incremented by one. The procedure considers the faults in D by descending order of n fail (f ). Thus, faults that are more likely to cause a modification to fail are simulated earlier. Fault simulation stops as soon as an undetected fault is identified in D.
D. Iterations
Procedure 1 accepts to deactivate the clocks at certain clock cycles even when it does not increase the fault coverage. This is important since the fault coverage may increase only after the clocks have been deactivated at a sufficient number of clock cycles. However, as a result, the procedure may deactivate the clocks at more clock cycles than necessary. It is thus possible that activating the clocks at clock cycles, where they are deactivated, will increase the fault coverage. It may also create opportunities to deactivate the clocks at different clock cycles, and achieve further increases in the fault coverage. In addition, the deviation from the functional test sequence may be higher than necessary.
Another effect that is important to consider is that the attempt to deactivate the clocks in a group of N sel clock cycles may fail because of one of the clock cycles in the group, while other clock cycles may be deactivated if they are considered alone or in different groups.
This discussion points to an iterative application of Procedure 1 with alternating targets of deactivating and activating the clocks. Ending with an application of Procedure 1 to activate the clocks leaves the sequence with the smallest possible deviation from the initial functional test sequence for the fault coverage it achieves.
The targets for Procedure 1 are determined by the set U. For deactivating the clocks, U consists of every clock cycle u, where T(u)
For deactivating the clocks, U is arranged by descending number of conflicts, γ (u). This gives a preference to deactivating the clocks at clock cycles with larger numbers of conflicts. For activating the clocks, U is arranged by ascending number of conflicts. This gives a preference to activating the clocks at clock cycles with smaller numbers of conflicts.
An iteration of the procedure consists of deactivating the clocks and then activating them. The procedure terminates after an iteration, where the fault coverage is not increased. The iterative procedure is given next. 
IV. EXPERIMENTAL RESULTS
Procedure 2 is applied to pairs of benchmark circuits in the configuration shown in Fig. 1 . The target faults are single stuck-at faults.
To avoid reporting on large numbers of pairs of benchmark circuits, several requirements are imposed as discussed next. These requirements are not necessary in practice. They are only used for focusing the experiment on the most interesting cases.
The number of state variables for B 0 and B 1 is required to be such that one is not larger than twice the other. This ensures that the logic blocks are of similar sizes, and none of the logic blocks dominates the fault coverage.
Procedure 2 is applied to a set of eight functional test sequences that are denoted by T 0 , T 1 , . . . , T 7 (beyond eight functional test sequences, the increase in fault coverage is typically small). Initially, the set of target faults F contains all the single stuck-at faults. For s = 0, 1, . . . , 7, Procedure 2 is applied to T s targeting all the faults in F. After obtaining the final clock sequence for T s , the detected faults are removed from F.
To imitate the situation where a functional test sequence is generated without considering B 0 or B 1 , T s is a random primary input sequence, for 0 ≤ s ≤ 7. The length of T s is L = 1024. The set of functional test sequences with the initial clock sequences is denoted by init . The set of functional test sequences with the final clock sequences that are computed by Procedure 2 is denoted by Proc2 .
Procedure 1 considers the clock cycles in groups of N sel = 8. This value is sufficiently small to increase the fault coverage significantly, yet large enough to reduce the computational effort.
For comparison, eight functional test sequences of length L = 1024 are generated for B 0 and B 1 as a stand-alone circuit by a lowcomplexity sequential test generation procedure that is based on [15] . The set of sequences is denoted by tgen . When B 0 and B 1 are embedded in a larger design, tgen does not satisfy functional constraints of the design. In addition, application of tgen requires hardware support to access the primary inputs of B 0 and B 1 . The set tgen is considered only in order to provide an upper bound on the fault coverage that can be achieved for B 0 and B 1 .
When the fault coverage of tgen is low, the pair of circuits is not testable, and it is not interesting for the discussion in this paper. Only pairs of benchmark circuits for which 50% single stuck-at fault coverage (or higher) is achievable are considered. The same benchmark circuit may be used for both B 0 and B 1 . For several benchmark circuits that are untestable in the configuration of Fig. 1 , a logic block called buff1, which consists of a single buffer, is considered as B 1 . This logic block has a negligible effect on the testing of B 0 . In this case, the all-zero state is used as the initial state. In all the other cases, the initial state is the all-unspecified state.
Information about the pairs of circuits considered and a summary of the results are shown in Table I . Columns B0 and B1 show the names of the two circuits that are used as logic blocks. Column sv shows the combined number of state variables for the two logic blocks. Column pi shows the combined number of primary inputs (the number of primary inputs in the set A). Column conn shows the number of lines connecting the two logic blocks (the number of lines in the set W 0,1 ).
Column cube of Table I shows the number of specified values in the primary input cube c computed for the two logic blocks. With m specified values in c, 1/2 m of the possible primary input vectors do not conflict with c, and the clocks will not be deactivated for these primary input vectors. For the pairs in Table I 
This implies that the clocks will not be deactivated at approximately 1/4096 to 1/2 of the clock cycles. The pairs of circuits are arranged by increasing order of m. With a high value of m, there may be too few primary input vectors that do not conflict with c, and Procedure 2 may not be able to increase the fault coverage significantly. In these cases, a functional test sequence that targets B 0 and B 1 is needed.
For comparison, column tgen of Table I shows the cumulative fault coverage of the functional test sequences in tgen . Column init of Table I shows the cumulative fault coverage of the set of functional test sequences init . These are the sequences to which Procedure 2 is applied. Column Proc2 shows the cumulative fault coverage of the functional test sequences in Proc2 . In this case, the clock sequences are the ones computed by Procedure 2.
Detailed results of Procedure 2 are shown for several pairs of circuits in Tables II-IV. The pairs of circuits are ones where the difference in fault coverage between init and tgen is among the largest.
There are several rows for every pair of circuits corresponding to different functional test sequences and different clock sequences. The sequences are described by column proc. The entry s. init TABLE II  RESULTS FOR B14,S5378   TABLE III  RESULTS FOR B04,S1423   TABLE IV  RESULTS FOR SPI,BUFF1 describes the functional test sequence T s with the initial clock sequence that activates the clocks at all the clock cycles. The entry s.Proc2 describes T s after applying Procedure 2. A sequence is reported only if it increases the fault coverage.
In every row, column deact shows the number of clock cycles, where φ 0,1 (u) = 0. Column f .c. shows the combined fault coverage of B 0 and B 1 . Column f .c.0 shows the fault coverage of B 0 , and column f .c.1 shows the fault coverage of B 1 . The fault coverages are cumulative over T 0 , T 1 , . . . Column n.time shows information about the run time of Procedure 2. The run time is cumulative over all the steps. It is divided by the run time for fault simulation of T 0 with the initial clock sequence. This is referred to as the normalized run time. Normalization to the fault simulation time of T 0 provides an indication of the computational effort of the procedure, which is based on fault simulation.
The following points can be seen from Tables I-IV. The fault coverage of the first functional test sequence T 0 with the initial clock sequence, and of the set init , are typical of random functional test sequences. Procedure 2 increases the fault coverage significantly in most of the cases by selecting clock sequences. For 0 ≤ s ≤ 6, after applying Procedure 2 to T s , T s+1 with the initial clock sequence typically provides at most a small increase in the fault coverage. Procedure 2 is able to increase the contribution of T s+1 to the fault coverage by modifying its clock sequence.
Overall, the fault coverage of the set Proc2 , with the modified clock sequences, is significantly higher than the fault coverage of init .
It is interesting to note that in the case, where B 0 = spi and B 1 = buff1, Procedure 2 achieves all of the increase in the fault coverage by modifying the clock sequences for T 4 , . . ., T 7 . In general, accepting the first sequences without modification can be used for reducing the run time of Procedure 2.
Most of the increase in the fault coverage is achieved by deactivating the clocks. Activating the clocks has a small additional contribution to the fault coverage. Its more important effect is to create additional opportunities for deactivating the clocks and selecting different clock sequences with increased fault coverages, and for avoiding unnecessary deviations from the functional test sequence.
V. CONCLUSION This paper described a procedure for selecting a clock sequence for a functional test sequence of a design in order to increase the gate-level fault coverage for a subset of logic blocks in the design. The procedure identified clock cycles where the primary input vectors may have a negative effect on the fault coverage for the logic blocks. It deactivated the clocks during these clock cycles in order to increase the fault coverage. Experimental results for benchmark circuits were presented to demonstrate the effectiveness of the procedure. The results demonstrated significant increases in the single stuck-at fault coverage.
